Research Repository

FLAG: A Framework for FPGA-based LoAd Generation in Profinet Communication

Khaliq, Ahmad and Bhatt, Sangeet Saha Bina and Gu, Dongbing and Howells, Gareth and McDonald-Maier, Klaus (2019) FLAG: A Framework for FPGA-based LoAd Generation in Profinet Communication. Working Paper. arXiv. (Unpublished)

[img]
Preview
Text
1909.04091v1.pdf

Download (1MB) | Preview

Abstract

Like other automated system technologies, PROFINET, a real-time Industrial Ethernet Standard has shown increasing level of integration into the present IT Infrastructure. Such vast use of PROFINET can expose the controllers and I/O devices to operate in critical failures when traffic goes unexpectedly higher than normal. Rigorous testing of the running devices then becomes essential and therefore, in this paper, we prototype and design an FPGA based load Generating solution called FLAG (FPGA-based LoAd Generator) for PROFINET based traffic at the desired load configurations such as, bits per second, the number and size of the packets with their Ethertypes and MAC addresses. We have employed, a Zynq-7000 FPGA as our implementation platform for the proposed FLAG framework. The system can easily be deployed and accessed via the web or command line interface for successful load generation. Extensive experiments have been conducted to verify the effectiveness of our proposed solution and the results confirm that the proposed framework is capable to generate precise load at Fast/Gigabit line rate with a defined number of packets.

Item Type: Monograph (Working Paper)
Additional Information: Submitted at INAIT'19
Uncontrolled Keywords: cs.NI, cs.NI
Divisions: Faculty of Science and Health > Computer Science and Electronic Engineering, School of
Depositing User: Elements
Date Deposited: 22 May 2020 15:39
Last Modified: 22 May 2020 16:15
URI: http://repository.essex.ac.uk/id/eprint/27585

Actions (login required)

View Item View Item