Research Repository

Data cache-energy and throughput models: Design exploration for embedded processors

UNSPECIFIED (2009) 'Data cache-energy and throughput models: Design exploration for embedded processors.' Eurasip Journal on Embedded Systems, 2009. ISSN 1687-3955

[img]
Preview
Text
Data Cache-Energy and Throughput Models.pdf - Published Version
Available under License Creative Commons Attribution.

Download (689kB) | Preview

Abstract

Most modern 16-bit and 32-bit embedded processors contain cache memories to further increase instruction throughput of the device. Embedded processors that contain cache memories open an opportunity for the low-power research community to model the impact of cache energy consumption and throughput gains. For optimal cache memory configuration mathematical models have been proposed in the past. Most of these models are complex enough to be adapted for modern applications like run-time cache reconfiguration. This paper improves and validates previously proposed energy and throughput models for a data cache, which could be used for overhead analysis for various cache types with relatively small amount of inputs. These models analyze the energy and throughput of a data cache on an application basis, thus providing the hardware and software designer with the feedback vital to tune the cache or application for a given energy budget. The models are suitable for use at design time in the cache optimization process for embedded processors considering time and energy overhead or could be employed at runtime for reconfigurable architectures. Copyright © 2009 M. Y. Qadri and K. D. McDonald-Maier.

Item Type: Article
Subjects: Q Science > QA Mathematics > QA75 Electronic computers. Computer science
Divisions: Faculty of Science and Health > Computer Science and Electronic Engineering, School of
Depositing User: Clare Chatfield
Date Deposited: 18 Sep 2013 12:34
Last Modified: 09 Jan 2019 02:15
URI: http://repository.essex.ac.uk/id/eprint/6853

Actions (login required)

View Item View Item